



## Product Change Notice (PCN)

**Date:** 7/3/2024

**PCN Number:** PCN-0331036R-01

To Our Customers:

We appreciate your use of our products. Our commitment in maintaining and improving processes is demonstrated by plans to enhance our product quality, reliability, and manufacturability. The purpose of this notice is to inform you of a product change.

Product(s) Affected: *CMM-4737DT-26186-TR & CMM-4737DT-26386-TR*

Reason(s) for Change: *Updated chip design circuit*

Description of Change: *Detail current consumption lowered to .75mA, signal to noise ratio reduced to 5, power supply reduction updated to -90dBFS. Digital interface changed, as shown below.*

*Previous:*

parameter	conditions/description	min	typ	max	units
sleep current (I <sub>SLEEP</sub> )	F <sub>CLOCK</sub> < 1 kHz		25	50	μA
fall-asleep time	F <sub>CLOCK</sub> < 1 kHz			10	ms
wake-up time	F <sub>CLOCK</sub> ≥ 1 MHz			10	ms
short circuit current (I <sub>SC</sub> )	grounded data pin		1	10	mA
output load (C <sub>LOAD</sub> )				100	pF
data format	1-Bit PDM				
clock frequency (F <sub>CLOCK</sub> )		1.0	2.4	3.2	MHz
clock duty cycle (F <sub>DC</sub> )		40		60	%
clock rise time (t <sub>CR</sub> )				10	ns
clock fall time (t <sub>CF</sub> )				10	ns
logic input/output low (V <sub>IO-L</sub> )	I <sub>OUT</sub> = 1 mA	-0.30		0.35xV <sub>DD</sub>	V
logic input/output high (V <sub>IO-H</sub> )	I <sub>OUT</sub> = 1 mA	0.65xV <sub>DD</sub>		V <sub>DD</sub> +0.3	V
delay time for valid data (t <sub>VD</sub> )		18		60	ns
delay time for high z (t <sub>DH</sub> )		0		16	ns

Notes: 1. All specifications measured at 23±2°C, humidity at 55±20%, V<sub>DD</sub> = 2.0 V, F<sub>CLOCK</sub> = 2.4 MHz, unless otherwise noted.

F-723-001

Revision: A



**New:**

parameter	conditions/description	min	typ	max	units
sleep current (ISLEEP)	FCLOCK < 1 kHz		3	4	μA
fall-asleep time	FCLOCK < 1 kHz			50	μs
wake-up time	FCLOCK ≥ 1.024 MHz			52	ms
short circuit current (ISC)	grounded data pin		1	10	mA
output load (CLOAD)				100	pF
data format	1-Bit PDM				
clock frequency (FCLOCK)		1.024	2.4	3.25	MHz
clock duty cycle (FDC)		40		60	%
clock rise time (tCR)				10	ns
clock fall time (tCF)				10	ns
logic input high (VIH)	IOUT = 1 mA	0.75xVDD			V
logic input low (VIL)	IOUT = 1 mA			0.25xVDD	V
logic output high (VOH)	IOUT = 1 mA	0.9xVDD			V
logic output low (VOL)	IOUT = 1 mA			0.1xVDD	V
delay time for valid data (tdv)		18		40	ns
delay time for high z (tdH)		0		15	ns

Notes: 1. All specifications measured at 23±2°C, humidity at 55±20%, VDD = 2.0 V, FCLOCK = 2.4 MHz, unless otherwise noted.

Affected Date Code: *All goods purchased after 6/15/2024*

Product Availability: *All goods purchased after 6/15/2024*

PCN Approval:

Operations/Quality

Product Management